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ABSTRACT 
With the introduction of Silicon-on-Insulator MOSFET, the device technology has 
witnessed the scaling from tens of micrometer to tens of nanometer. It has gone through multiple 
successful structural modifications and still is in research to reintroduce it into sub 10nm era. In 
the work the recessed source/drain structure is being explored down to 10nm channel length.  
A two-dimensional channel surface potential of Re-S/D SOI MOSFET has been 
developed using evanescent model with substrate induced surface potential effects. The channel 
potential is broken into one-dimensional long-channel potential and two-dimensional short-
channel effective potential. The front and back surface of channel are studied for dominance in 
current drive capacity and threshold voltage has been formulated accordingly. To model the 
substrate induced surface potential (SISP) effects at substrate/buried-oxide interface a one-
dimensional Poisson’s equation has also been solved in the substrate region. The generalized 
surface potential model together with SISP effects consideration improves the accuracy of the 
threshold voltage and subthreshold characteristic model.  
MATLAB has been utilized to find the numerical model results for variations in the 
device parameters and the corresponding results have been verified using device simulator 
ATLAS
TM
 from Silvaco. The model and simulation results have been plotted together and 
accuracy of model was verified. 
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  CHAPTER 1 
INTRODUCTION 
 
1.1     History of Machines  
Human history is actually a relationship between human and machine. Probably wood 
and clay were among the first few resources to develop a variety of useful tools which took 
shape of wheel, pot, weapon and other similar basic tools. These primary inventions were the 
reason which established human dominance on the earth and put us on track of civilization and 
race for development. Then human entered into Stone Age leading to a variety of powerful tools 
and some of the world largest man-made structures like the Pyramid of Giza. Near 3300BC the 
metals were introduced in human history with the start of Bronze Age [1-2]. All of these 
resources have been being explored in every sphere of human life and their applications have 
increased radically instead of saturation. Further after being used in crude form for around 5000 
years the petrochemical substance got revolutionized in 20
th
 century owing to the modern 
refinery.  
However in 20
th
 century human hunger for development gave rise to exploration of two 
most amazing substances nuclear-active element and semiconductor. Both of them need very 
high expertise to develop and utilize them safely. On one side nuclear energy is the driving force 
of development of urban life, whereas on the other hand Semiconductor technology has given 
rise to the most sophisticated machines which work at very high speed together with extreme 
precision. Figure 1.1 depicts a p-type Si with Phosphorous as doping which can be considered as 
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the simplest semiconductor structure but basic building block of all semiconductor devices. 
Today from pocket calculator to the supercomputer used in satellite monitoring has become 
largely dependent on semiconductor materials.  
 
 
 
Figure 1.1 Phosphorous-doped Silicon (p-type) 
 
1.2  Semiconductor Materials  
In 19
th
 century some of the unusual properties were observed in a few substances like 
Ag2S and Cu2S [3-4]. Among these temperature coefficient for resistance being negative, 
rectification behavior, and sensitivity to light observations leads to the terminology 
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‘Semiconductor’ which was later explained by a separate branch of science called Solid-State 
Physics. It deals with purification, impurity implantation, semiconductor-semiconductor 
junction, metal- semiconductor junction, application of light etc. with their behavior in different 
region of operation. After exploration of Germanium, Silicon, gallium-arsenide etc. now a day 
focus is being given to organic semiconductor devices, however the decades of research in the 
area of conventional semiconductors Si, Ge, and GaAs has made these substance an important 
part of semiconductor technology which cannot be replaced for long time.  
 
1.3  Semiconductor Devices  
The semiconductor diode was developed in early 1990’s and became extremely popular 
over vacuum tube because of small size and high stability in rectification. The successful 
demonstration of transistor was carried out in 1947 at Bell Laboratories [3]. The commercial 
production of junction transistors for portable radios was started by Texas Instruments in 1954. 
Soon junction transistors replaced vacuum tube in multiple applications. The concept of Field 
Effect Transistor was developed to improve the reliability of the device using passivation of 
surface with SiO2. The basic structure of Metal-Oxide-Semiconductor Field-Effect-Transistor 
(MOSFET) is shown in Figure 1.1. An n-type MOSFET consists of an n-type source and an n- 
type drain over p-type substrate which provides isolation due to reverse-biased p-n diodes nature. 
The region between source and drain is covered by metal or poly-crystalline gate, and is 
separated from channel by gate-oxide. The continuous research in semiconductor devices and its 
application in technological growth reinforced each other and soon scaling of the semiconductor 
devices became most challenging task.  
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Figure 1.2 Conventional MOSFET 
 
 
1.4  SOI MOSFET and Device Scaling 
According to the statement of Gordon E. Moore, "Moore's law" was coined around 1970 
whose basic idea can be represented by Figure 1.2 [5]. However a number of issues like leakage 
current and parasitic capacitances of MOSFETs arise upon scaling Conventional MOSFET in nm 
range. From early 80’s itself the drawback of MOSFET has been reported while attempting 
reduction in device dimension. In 1974 Dennard et al. [6] showed the need of high doing with 
diminished dimension. Subsequently the need of high doping and consequent degrade in 
mobility was reported in [7-10] which causes low drive current capacity. Threshold voltage 
fluctuation is reported in [11] associated with conventional MOSFET. Hence Conventional 
MOSFET failed in following Moore’s law. To counteract the issues Silicon-on-Insulator 
technology was introduced in which a semiconductor layer such as silicon or germanium is 
formed on an insulator layer e.g., SiO2 buried oxide. The performance of SOI MOSFETs has 
been evaluated in numerous literatures on different grounds. SOI MOSFETs takes advantage of 
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improved short channel effect with ultrathin body [12-13]. One of the biggest advantages of SOI 
MOSFET with respect to Conventional MOSFET is the elimination of leakage paths [14]. SOI 
structure also provides other advantages in term of reduced parasitic capacitance, excellent gate 
control etc. [4] and [15]. Ref. [13] has also found SOI with Mesa isolation to be less dependent 
from drain voltage, better gate control and less punch through. Adan et. al [16] has studied SOI 
MOSFET for non-uniform channel doping and floating body effects.  Also, undoped or lightly 
doped thin-body MOSFET has been reported in [17] to have better electrostatic behaviour at 
short gate lengths. The cuts off in substrate leakage current paths and reduced parasitic 
capacitances have made SOI MOSFET a very attractive option in both analog and digital 
applications [4] and [15]. Further SOI MOSFETs has been being studied with quantum effects 
which make it clear that the structure is fully capable of functioning at around 10nm device 
dimension [18-20].  
 
Figure 1.3: Moore’s Law demonstration 
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Figure 1.4: Conventional SOI MOSFET 
 
1.5  Fully-Depleted Channel 
UTB is the further dig in ETB device. With device being scaled down, a corresponding 
scaling in channel thickness is also followed to control SCE and threshold dipping [5]. In case of 
UTB the channel thickness of 2 to 5 nm may be considered. Further due to this thickness the 
channel is extremely controlled by gate. Thus whole channel region gets depleted with 
application of gate voltage and hence improve the drive current capability, however it can not be 
scaled below some limit in the present device theory because of the decrease in drain current and 
tunneling though it [21-23].    
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1.6  Scope of the Thesis 
The remaining part of the work is being broadly divided into five chapters each with 
multiple sub-sections. Each chapter can be summarized as below. 
 
CHAPTER 2- It is Literature Review section in which the proposed structure of Re-S/D SOI  
MOSFETs has been shown with the device parameters symbols which is followed by previous 
works carried out are briefed. The flaws of previous models have been explained and their 
corrections were suggested to be incorporated in the present model. 
 
CHAPTER 3- This part begins with Poisson’s Equation for the channel region together with the 
boundary conditions.  Then solution of Poisson’s Equation is presented to obtain generalized 2 D 
channel potential. Further to explain the nature of    term associated in the channel potential 
modeling of SISP effects has been presented. The results were demonstrated in the form of plots. 
 
CHAPTER 4- Using the channel potential obtained in previous chapter, the threshold voltage of 
Re-S/D SOI MOSFET was extracted. The inversion condition is mentioned in this section to 
achieve threshold. Then the results were plotted for variation in the device parameters. 
 
CHAPTER 5- In this section subthreshold current and subthreshold swing was defined and 
corresponding models were developed using two-dimensional surface potential of channel 
region. The numerical results were plotted to observe the variation with device parameters. 
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CHAPTER 6- This is the final section of the core thesis in which the results and findings were 
highlighted. The benefits of present model with respect to the targets set in chapter 2 are briefed 
and light is thrown on the related future work.  
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CHAPTER 2 
LITERATURE REVIEW 
 
2.1  Re-S/D vs. Elevated-S/D SOI MOSFET: An Introduction 
The SOI technology has saved Moore’s law for almost a decade but the technology 
appeared to be failing 2010 onwards. Upon aggressive scaling the SOI MOSFET suffers from 
high source/drain and series resistance and low drive current due to channel thickness of sub 
10nm [24-27]. The hunger of shrinking size of various electronic devices has provoked the 
proposal of multiple structures e.g., DG [28-29], TG [30] and GAA FETs and thus SOI 
technology is being threatened which may cause loss of the advantages of the structural and 
research associated. However two different modifications were proposed in favor of SOI 
MOSFET. One of them adds an elevated source/drain and in other one a recessed source/drain is 
implemented. Elevated source/drain structure as shown in Figure 2.1, and recessed-source/drain 
is shown in Figure 2.2. Both of them provide wide area for source/drain and hence reduce the 
source/drain series resistance and increase the drive current capability. Both the structures have 
been researched widely and patented with fabrication methods [31-32]. Though elevated 
structure reduces the series resistance but reported to be lagging at many levels with respect to 
Re-S/D SOI MOSFETs.  
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Figure 2.1: Elevated S/D SOI MOSFET 
 
2.2  Re-S/D SOI MOSFET: Model and Simulation Literatures 
Simulation based study of Re-S/D SOI MOSFETs has been presented in [33-34] [35-38] 
and the device structure have been compared with Raised-S/D structures with respect to parasitic 
capacitances, S/D contact and series resistances, SCE immunity and DIBL. Higher source/drain-
to-gate coupling capacitances has been reported in [33-34] and [35] with Raised-S/D structure. 
The very recent work [35] has emphasized Re-S/D in SOI considering low S/D resistance at low 
parasitic coupling with gate electrode. The works [36-38] have reported that Raised-S/D has 
higher S/D series resistance than Re-S/D and upon aggressive scaling it increases rapidly along 
with short channel immunity degradation. The authors [37-38] have also shown that it term of 
11 
 
SCE immunity, Re-S/D and Raised-S/D show similar behavior however, a slight bitter DIBL has 
been observed in case of Re-S/D.  Thus feasibility of Re-S/D structure has been defended up to 
10nm [38]. On the other hand, in [39] the authors have seriously questioned the scaling of 
elevated S/D UTB device in sub 20-nm CMOS technology with acceptable series resistance due 
to some critical requirement in doping profile abruptness and spacer length.  
Further, the Re-S/D structure is being applied with other technologies to improve the 
performance of the devices. A post-fabrication Re-S/D UTB SOI MOSFET device has been 
reported at 30nm channel length in [40] with good SCE immunity, little punch-through, 
reasonable DIBL and subthreshold slope, with heavily doped poly-silicon filled in the recessed 
buried oxide. In [41] Enhanced Stress Proximity technique with Re-S/D structure has been 
reported.  
A number of literatures have been published to characterize Re-S/D SOI MOSFET in tens of 
nm of channel length [24-27] and [42]. In [24-25] and [42] superiority of the Re-S/D structure 
over the elevated-s/d structure in SOI MOSFETs have been reported. Moreover, it has been 
claimed that the structure could be a viable option up to 10nm technology node.   
Also a number of attempts have been made to model and analyze the threshold and 
subthreshold characteristics for the Re-S/D SOI MOSFETs [25, 26, 27 and 43]. An threshold 
voltage model in analytic form has been developed for the device in [25] assuming a parabolic 
potential approximation in the channel. Sivilic et al. [26] have presented an analytical 
subthreshold slope model for the Re-S/D SOI MOSFETs again using parabolic approximation 
method. Following the method of [25], Saramekala et al. [27] have also presented threshold 
voltage model for Re-S/D SOI MOSFETs using dual-metal-gate and have reported improved 
hot-carrier characteristic with two metal gate in series contact. Next, Ref. [43] has developed 
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subthreshold current and subthreshold slope of Re-S/D SOI MOSFET using dual material gate 
and simulated the device to show the model accuracy. However, in all of these literatures a 
parabolic approximation of channel potential has been assumed and also back gate substrate 
induced surface potential (SISP) effect has been neglected without providing any explanation 
throughout range of device parameters. This negligence of the SISP effect though makes the 
model simple but limits the range of device parameters to be modeled accurately.  
 
2.3  Improvement Proposed 
In the present literature Poisson’s equation has been solved using Evanescent mode 
analysis which causes improve in model accuracy. In this channel potential is broken into 
potential due to one-dimensional long-channel consideration and two-dimensional short-channel 
effective potential. Also, the inclusion of one-dimensional Poisson’s equation in the substrate 
region is accounted to consider the effect of substrate induced surface potential (SISP) at 
substrate/buried-oxide interface. The inclusion of SISP effects leads to improved model accuracy 
for undoped or lightly doped substrate with variation of substrate voltage. 
 
 
2.4  Problem Statement 
The dissertation presents the study of Recessed Source/Drain Ultra-thin Body SOI 
MOSFET in sub-threshold region of operation in which the following parameters are modeled 
and explained.  
a. Two-dimensional channel potential using Evanescent mode analysis 
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b. The dominance of front or back surface of the channel and corresponding threshold 
voltage 
c. Device threshold voltage  
d. Subthreshold characteristics of the device 
e. Substrate Induced Surface Potential effects on the channel potential, threshold voltage 
and sub-threshold characteristics of the device. 
 
 
Figure 2.2: Structure of Recessed Source/Drain SOI MOSFET with the associated 
parameters 
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CHAPTER 3 
TWO DIMENSIONAL SURFACE POTENTIAL MODELING  
 
3.1   Introduction 
The field effect transistor is basically a voltage controlled semiconductor device. It works 
with dc voltage biasing needed to create an electrostatic field or electrostatic potential between 
source and drain region. In SOI MOSFET the region between source and drain is called Channel 
or Si-body whose electrostatic potential is controlled externally using dc gate voltage. The 
surface potential of the channel is in general three dimensional but two dimensional potential 
along length and height produce enough result to analyze SOI device. The surface potential 
varies along channel length and thickness. However in general in SOI MOSFET the region close 
to the gate used to be at higher potential but in case of Re-S/D structure due to the coupling from 
recessed-s/d portion the channel to BOX interface area may achieve higher potential depending 
on recessed-s/d depth and other parameters. The modeling of surface potential is being carried 
out in the next sub-section and results are discussed after that. To demonstrate complete picture 
of surface potential SISP effect modeling has been followed by surface potential model.  
 
3.2      Poisson’s Equation and Boundary Conditions 
The two-dimensional potential of channel region,       ,  in subthreshold regime of 
device operation is determined from following Poisson’s equation  
        
   
 
        
   
 
   
   
                                                                        (3.1)  
15 
 
Boundary conditions for Si-body may be written as given in Equations (3.2) to (3.5) 
which are utilized to solve the Poisson’s equation.    
                                                                                                                                        (3.2) 
                                                                                           (3.3) 
     
        
  
 
   
     
                
   
                                                        (3.4)                   
     
       
  
 
     
    
                  
    
     
                                         
                  
    
         
                       
  
                              (3.5) 
  where,     
  is a hypothetical concept called effective thickness of s/d extension in BOX, 
       and           are front-surface and back-surface potentials of the channel respectively, 
and    is substrate induced surface potential at substrate/BOX junction. The SISP effect 
parameter    depends on substrate doping and applied bias to the substrate, as given in Section 
3.4.   
The capacitances associated with the device may be expressed as below 
    
   
   
                                                                                                                                      (3.6) 
   
  
  
                                      (3.7) 
    
   
   
                             (3.8) 
   
  
    
                            (3.9) 
where all the symbols are explained in the List of Symbols section. However    may be 
calculated as done in [25] for low drain voltage assuming equal coupling to the back surface of 
channel from recessed source and drain side. The expression is given below in Eq. (3.10). 
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3.3      Generalized 2-D Channel Potential 
The 2D potential        is decoupled as follows  
                                                                                                                         (3.11) 
where      is long-channel potential, and        is short-channel effect in channel potential. 
Thus Equation (3.1) may be expressed as combination of Equations (3.12) and (3.13) as  
      
   
 
   
   
                                                                                                                              (3.12) 
        
   
 
        
   
                                                                                                                (3.13) 
Upon integrating Eq. (3.12) a generalized 1D potential along x-axis may be obtained as  
     
   
   
     
       
   
 
      
   
                                                                              (3.14) 
where    , and     are long-channel front and back surface potential which may obtained using 
boundary conditions (3.4) and (3.5). The expressions for    , and    are given below 
    
               
                        
          
      
                        
                                      
                       
      
   
   
      
    
  
  
   
              
  
   
                          (3.15)                            
    
      
                        
          
            
                        
                                            
                        
      
    
 
        
       
  
  
   
              
  
   
                                (3.16)  
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Method of variable separation is used to solve Eq. (3.13) with boundary conditions of 
Eqs. (3.2) to (3.5) in order to determine following series solution of short-channel front surface 
potentials,       , and back surface potentials,         ,  
        
                                             
         
 
                                                      (3.17) 
and  
          
                                             
         
 
                                                   (3.18)               
where, the parameter    is associated with channel and called inverse characteristic length given 
as  
      
   
          
        
  
            
   
                                                                    (3.19)         
Out of infinite numbers of solutions of    in Equations (3.17) and (3.18) only lowest-
order solution (  ) is significant near to the point of our interest    
 
 
  owing to the sine 
hyperbolic function [44]. Assuming the desired root to be     , the modified equations may be 
given as follows 
       
                                           
        
                                                              (3.20) 
         
                                           
        
                                                            (3.21)      
     
   
          
       
  
            
   
                                                                         (3.22)         
Thus, the front and back channel surface potentials        and          respectively of 
short-channel Re-S/D SOI MOSFETs are obtained by using Equations (3.20) and (3.21) into Eq. 
(3.11) respectively as  
           
                                           
        
                                                    (3.23)                                                                         
and 
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                                                  (3.24)   
The Equations (3.23) and (3.24) represents front surface potential and back surface 
potential of the channel. However the generalized surface potential may be obtained as 
generalized solution of Eq. (3.13) as given below  
                                                      (3.25) 
where 
  
 
    
 
   
   
                                                                                                                              (3.26) 
  
                          
   
                             
                                                                                              (3.27)       
  
           
                 
                             
                                  (3.28) 
and   is same as given in Eq. (3.22). Thus substituting      and        from Eqs. (3.13) and 
(3.25) respectively into Eq. (3.11) the complete 2D channel potential in generalized form may be 
obtained as   
       
   
   
     
       
   
 
      
   
          
                                                                                           (3.29) 
 It is to note that to find the threshold voltage Equations (3.23) and (3.24) are sufficient 
since the front or back surface dominance potential is considered. However for subthreshold 
analysis generalized potential is a necessary equation which will be carried out in Chapter 5 
while modeling current in subthreshold region of operation. 
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3.4   Model of Substrate Induced Surface Potential   
The electrostatic potential difference between the substrate/box interface and neutral 
substrate region is accounted as Substrate Induced Surface Potential (SISP), i.e.,        
    , where                          are potentials at substrate/box interface and neutral 
substrate region, respectively [45]. Poisson’s equation given below has been solved in the 
substrate region to obtain SISP effect.  
   
   
 
 
   
         
     
      
      
                                                                                    (3.30) 
where,         is  potential distribution in the substrate region, while                                                                                                             
   
  
 
    
 
             
                            (3.31)   
and  
        
            
                                                                                                               (3.32) 
are electrons and holes concentrations in the substrate region due to applied substrate bias 
voltage.  Where the symbols are taken as per the List of Symbols defined early in the work. 
Equation (3.30) has been solved to get the electric field,    , at BOX-substrate interface. 
     
  
   
                
  
 
    
    
    
     
    
  
 
    
     
    
      
             (3.33) 
Now, electric field at front surface of silicon body,     , and electric field at back surface 
of silicon body,     ,  may be related as [45] 
        
   
   
                                                                                                                       (3.34) 
Similarly,      may also be related with      ,   as follows  
        
  
   
             
    
  
  
   
             
    
                                                                        (3.35) 
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Upon substitution of Eqs. (3.34) and (3.35) into  Eq. (3.33) the result is obtained as  
             
      
   
 
  
   
              
   
   
     
   
   
                                 (3.36) 
where, 
       
         
   
    
  
 
 
  
    
 
 
  
   
      
  
 
  
    
       
 
  
                               (3.37) 
Eventually, Eq. (3.15) is utilized in Eq. (3.36) to obtain 
    
      
  
       
  
   
  
          
  
        
      
   
 
      
   
               
            
  
   
  
      
  
                
          
  
                                                     (3.38)                               
Thus,    of Eq. (33) accounts the effect of SISP in the present model, and it reduces to 
Eq. (10) of [44] when      is substituted.  It has been utilized throughout the work in all cases 
of surface potential, threshold voltages, and sub-threshold characteristics of the Re-s/d SOI 
MOSFET.  
 
3.5      Result and Discussion   
This sub section being with Figure 3.1 which depicts the variation of SISP effects with 
respect to the applied substrate bias. The variation of     can be observed from the plot of SISP 
effect versus substrate voltage. As    varies between zero in accumulation region to  
  
 
  
    
  
  
in inversion region depending upon applied substrate voltage with device parameters being 
constant. SISP effect has been solved from Eq. (3.38) within the extreme limits of the    
variation.  The solution of Eq. (3.38) has been obtained numerically using MATLAB.  
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Figure 3.1: Variation of    versus substrate voltage        at       ,                       , 
       ,          ,         ,            
      ,         
      ,     
and        . 
 
Next, the front and back surface potential obtained from Equations (3.23) and (3.24) has 
been plotted in Figs. 3.2 and 3.3. Figure 3.2 shows the front and back surface potential of 
channel in the direction of channel length for the device parameters and bias voltages depicted in 
the figure caption. Clearly the minimum value of back surface potential is larger than that of 
front surface potential and hence back surface dominant the conduction. It must be noted that the 
observation is for channel doping of         . The plot of back surface potential with variation 
in      is shown in Fig 3.3 to observe the effect of recessed source/drain portion. As shown with 
increase in recessed depth the minimum potential increases up to particular      and thereafter 
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saturates owing to maximum coupling. Thus it can be said that addition of recessed-s/d structure 
takes participation in the potential profile and mostly it causes back surface of the channel to be 
increase significantly.  
    
 
Figure 3.2: Surface potential     curve in the direction of channel length     at       , 
       ,        ,          ,         ,           
      ,         
        ,        ,        ,        , and         . 
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Figure 3.3: Back-surface potential            curve in the direction of channel length     at 
      ,        ,        ,         ,           
      ,       
        ,        ,         ,        , and         . 
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CHAPTER 4 
THRESHOLD VOLTAGE OF THE DEVICE 
 
3.1      Introduction  
The MOSFETs being used as switch need an external control which can define the on 
and off nature. DC voltage is used as the external control in MOSFET device and hence may be 
called as voltage controlled device. This dc voltage needed to switch on the MOSFET is called 
threshold voltage at which a reasonable drain current is achieved.  
In the language of physics, it is the voltage at which the channel gets inverted and 
depends on the device dimensions and materials utilized while manufacturing [25], [33] and 
[45]. The same definition of physics is being applied here to find the threshold voltage 
expression in sub section 4.2. Obviously, threshold voltage will depend on device dimensions 
and parameters chosen and thus the variation in threshold voltage is being studied in the next sub 
section 4.3. 
   
4.2     Device Threshold Voltage 
The threshold voltage of a FD SOI MOSFET with highly doped channel could be 
characterized as the applied gate voltage at which minimum of the surface potential becomes 
    [25], where    is the Fermi potential of the channel region. However, considering 
generalized case for channel doping the following definition of threshold voltage has been 
applied for the recessed device in this work [45].   
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                   (4.1) 
where,     , and      are front surface controlled threshold voltages and back surface controlled 
threshold voltage respectively.  And      is a critical concentration of electron in channel to turn 
on the device [46-47]. The parameter    depends on device parameters which has been 
determined following the method of Chen et al. [47].  
The front surface minimum potential is obtained from Eq. (3.23) as 
                         
   
                                                                                  (4.2)                                                                                              
where,  
  
                         
    
       
             (4.3) 
  
                         
    
       
                                     (4.4) 
and back surface minimum potential is obtained from Eq. (3.24) as 
                             
   
                                                                             (4.5) 
where,  
   
                         
    
       
                                                                                               (4.6) 
   
                         
    
       
                                                                                               (4.7) 
Using Eq. (4.2) into Eq. (4.1), we get the following expression 
            
   
      
                                                                                                   (4.8) 
where, 
                 
                                                                                                                      (4.9) 
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Further Eq. (4.8) can be simplified as explicit equation as given below by second order 
polynomial. 
       
                                                                                                             (4.10) 
where,   
     
           
 
          
 
          (4.11) 
      
          
 
             
           
 
        (4.12) 
                  
                      
           
                
                   
           
 
                                                                                                  (4.13) 
Eq. (4.10) is a quadratic equation and its root could be easily obtained as 
     
       
       
   
                                                                                                             (4.14) 
Now, at threshold condition (       ),    becomes      and hence Eq. (3.15) could be 
modified as   
     
               
                        
            
      
                        
                                  
              
      
   
   
      
    
  
  
   
              
  
   
                                 (4.15) 
After rearranging the terms of Eq. (4.15), following equation of front channel threshold 
voltage,       could be obtained                                          
               
   
          
     
       
   
  
      
   
   
   
          
                                  
              
      
   
   
      
    
  
  
   
              
  
   
                                 (4.16) 
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Similarly, threshold voltage for back surface is given by 
               
       
    
   
   
       
   
      
   
   
       
    
                                               
              
      
    
 
        
       
  
  
   
              
  
   
                                       (4.17)     
where,                    is found from quadratic equation given below. 
       
                                                                                                             (4.18) 
Since      and      are two threshold voltage model but actually the physical device 
becomes on if sufficient current can flow through either front or back surface of channel. The 
surface with higher potential will start conducting first and will ensure the threshold of physical 
Re-S/D SOI MOSFET. Accordingly the threshold voltage     of a recessed source/drain SOI 
MOSFET could be determined either by front surface threshold voltage or by the back surface 
threshold voltage as follows [25]               
     
                                                                        
                                                                        
                            (4.19)  
 
4.3      Result and Discussion 
The threshold voltage of front and back surface being formulated in Eq. (4.16) and Eq. 
(4.17) respectively now the comparison and discussion can be carried out with their plots with 
respect to threshold voltage obtained using device simulator. In Fig. 4.1 the variation of both 
front and back channel threshold voltages against the channel length with a channel doping of 
     
       is shown. Since only back channel threshold voltage is in perfect match with the 
ATLAS simulation results, it can be attributed to the higher minimum of back surface potential 
compare to the front surface potential at such a low channel doping. Further in Figs. 4.2 and 4.3  
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Figure 4.1: Front/ back channel threshold voltage            vs. channel length      at                      
     
      ,        ,         ,          ,         ,         
      , 
        
      ,         ,        , and         . 
 
the same kind of plots are obtained at channel doping of      
       and      
       
respectively. Figure 4.2 shows back surface controlled inversion at         while front 
surface controlled inversion at higher channel length. Further fig. 4.3 shows a front surface 
controlled inversion of channel up to      channel length. Match of Atlas simulation result on 
front and back surface potential of channel can easily be understood from Figs 4.1, 4.2 and 4.3 
with the effect of channel doping. The device threshold voltage is governed by back surface 
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threshold voltage at low doping but as doping increase front surface dominance takes place due 
to improvement of gate control over channel. Thus the above result may be summarized as the 
switching of dominance from back surface to front surface with increase in channel doping.  And 
now onward the device threshold voltage is plotted with front surface threshold voltage at 
     
       and back surface threshold voltage at      
       unless and until stated 
otherwise.  
 
Figure 4.2: Front/ back channel threshold voltage            vs. channel length      at                      
     
      ,        ,         ,          ,         ,         
      , 
        
      ,         ,        , and         . 
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Figure 4.3: Front/ back channel threshold voltage            vs. channel length      at                      
     
      , but other parameters same as Fig. 5.1 
 
Threshold voltage variation vs. channel length for two different channel thickness is 
shown in Fig. 4.4 and Fig 4.5 at      
       and      
       respectively. The 
modeling result for back surface threshold voltage is being utilized in Fig. 4.4 while that of Fig. 
4.5 follows front surface threshold voltage. In both the cases the roll-off increases at higher 
channel thickness due to loss of gate control. Thus thinner channel provide better control on 
short channel effects. Due to this reason with device dimension being reduced drastically the 
channel thickness is being scaled proportionally. This proportional scaling of channel thickness 
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suppresses high drain current in subthreshold region arisen due to loss of gate control in 
nanoscale SOI MOSFETs.   
 
 
Figure 4.4: Threshold voltage       vs. channel length     for         and       at                  
     
      ,         ,          ,         ,        
      ,       
        ,        ,        ,  and         .  
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Figure 4.5: Threshold voltage       vs. channel length     for         and       at                  
     
      ,         ,          ,         ,        
      ,       
        ,        ,        ,  and         . 
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Next the effect of gate-oxide thickness is studied in Fig. 4.6. The plot shows threshold 
voltage roll-off at      
       and other parameters as given in the caption. As expected 
with higher gate-oxide thickness the short channel immunity decrease and thus lesser     is 
better option for nanoscale SOI MOSFET.   
 
 
Figure 4.6: Threshold voltage       vs. channel length     at         and    . Rest of the 
parameters are        ,          ,         ,            
      ,                
        
      ,        ,        ,  and          
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Figures 4.7 and 4.8 demonstrate the effect of recessed-source/drain depth in BOX. To 
study the recessed S/D SOI MOSFET with respect to SOI MOSFET                and 
      are considered on the same plot. Threshold voltage plot given in Fig 4.7 shows higher 
roll-off for recessed device as expected due to weaken control of gate on the channel. Similarly 
from Fig. 4.8 the increase in DIBL due to introduction of recessed-S/D portion is clear. However 
this small deterioration in SCE can be tolerated due to improvement of electrical properties of 
recessed-S/D structure.   
 
 
Figure 4.7: Threshold voltage       vs. channel length    at                     with 
       ,        ,         ,           
      ,         
      ,   
       ,        , and         .                
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Figure 4.8: Threshold voltage       vs. channel length    at          and      with 
       ,        ,         ,           
      ,         
      ,    
       , and         .  
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CHAPTER 5 
SUBTHRESHOLD CHARACTERISTICS 
 
5.1     Introduction  
Subthreshold Characteristics of a MOS device is considered to be very important 
parameter for both analog and digital applications. It is easy to understand that, though MOS is a 
dc voltage controlled switch but drain current increases gradually with gate voltage instead of 
step increase.  
The magnitude of drain current below threshold voltage is considered to be Subthreshold 
current. It is also named as subthreshold leakage, since it is not on current instead flow through 
drain without applying required gate bias.  
Subthreshold current is basically weak inversion current and mostly degrade digital 
circuits made using MOS device. However, it can be useful in analog circuits to generate 
different functions [48].  
The subthreshold slope is a measure of rate of increase of drain current with gate voltage 
subthreshold region of operation [27], [43] and [49]. It is measured on log scale as V/Decade and 
has ideal magnitude of 60.  
 
5.2      Subthreshold Current and Subthreshold Slope Model 
The subthreshold current density may be expressed as 
         
       
  
     
   
                              (5.1) 
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where    is electron diffusion constant,         is the minimum free electron density at 
         coordinate in channel,    is effective length of channel being calculated as [43] and 
[50],  and    is thermal voltage. The expression of         is given by 
        
  
 
  
  
        
                                         (5.2) 
here,           is the minimum channel potential along channel length.   
The subthreshold slope is characterized as the inverse of rate of increase of drain current 
with respect to gate voltage in the subthreshold region of operation [43] and [50]. It has been 
earlier proved that in the present model at low doping back channel controls the device operation 
while at high doping front surface is dominant. Following this finding subthreshold slope of Re-
S/D SOI MOSFET may be defined by the following equation.  
  
 
 
 
          
 
  
          
   
 
   
                                                  
          
 
  
          
   
 
     
                                              
               (5.3) 
The minimum of surface potential along the channel length           can be found from 
Eqs. (3.14) and (3.25). Eq. (3.25) being differentiated and equated to Zero to find     . Further 
substitution of      in Eq. (3.25) results in the following expression. 
                                         (5.4) 
and  
                                                               (5.5) 
where  ,  ,  , and   are taken from Eqs. (3.26), (3.27), (3.28) and (3.22) respectively. 
Thus subthreshold current per unit channel width can be obtained using Eq. (5.4) into Eq. 
(5.1) and subsequent integration as 
            
   
 
                             (5.6) 
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Since,            is a function of     and    is itself a function of    hence rigorous 
mathematical derivation is required to find 
          
    
 in explicit form. However the same can be 
solved fairly using Eqs. (3.38), (3.15) and (3.16). From Eq. (3.14) and Eq. (5.5) the following 
can be obtained 
     
   
  
      
                        
 
           
                        
   
   
 
 
  
   
              
               
                        
 
     
                        
   
   
    
 
  
                     (5.7) 
and 
               
    
 
 
        
  
 
 
          
 
 
        
     
   
          (5.8) 
Thus results 
          
   
 in Eq. (5.3) are given below 
          
   
 
     
    
  
               
    
              (5.9) 
Thereafter using Eq. (5.9) into Eq. (5.3) the subthreshold slope can be obtained. The next 
sub section shows the numerical result with the help of plots. 
 
5.3      Results and Discussion  
Simulating Eq. (5.6) and Eq. (5.3) in Matlab, subthreshold current and subthreshold slope 
has been obtained for various device parameters.  The Atlas simulation results have been plotted 
together with the model results to verify the accuracy of model. 
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Figure 5.1: Subthreshold current       vs. gate voltage     at         ,        ,    
     ,          ,           
      ,         
      ,           , and 
        .  
 
Figure 5.1 shows subthreshold current vs. gate voltage plot for channel length of 
          and     . It can be observed that in the subthreshold region the model and 
simulation are in exact match while the two deviates from each other beyond gate voltage greater 
than threshold voltage. Also subthreshold current appears to be increasing with decrease in 
channel length and the plot shifts upward. It can be justified by the fact that at lower channel 
length gate control is diminished and leakage current increase.  
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Figure 5.2 shows subthreshold current vs. gate voltage plot at a channel length of     , 
but variation in channel thickness. Increase in leakage current due to higher channel area causes 
increase in subthreshold current. Thus subthreshold plot corresponding to           has 
moved up with respect to plot corresponding to        . Hence for digital applications where 
subthreshold current poses major challenge due to power dissipation the channel thickness 
should be minimum. 
 
 
Figure 5.2: Subthreshold current       vs. gate voltage     at         and           with 
      ,        ,         ,          ,           
      ,       
        ,           , and         .  
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Figure 5.3 demonstrate the effect of gate-oxide thickness variation on subthreshold current. The 
channel length is assumed to be constant and equal to     . From the figure it can be observed 
that with the increase in gate-oxide thickness the subthreshold current increases. It can be 
explained by the fact that due to increase in gate-oxide thickness the control of gate over channel 
decreases. Hence gate-oxide thickness of     is preferred over    . But the gate-oxide 
thickness reduction beyond a limit causes gate-tunneling, hence a balance should be maintained.  
 
 
Figure 5.3: Subthreshold current       vs. gate voltage     at         and         with 
      ,        ,         ,          ,           
      ,       
        ,           , and         .  
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Lastly, a subthreshold slope characteristic is being shown in Figure 5.4. It shows 
subthreshold slope versus channel length while rest of the parameters are mentioned in the figure 
caption. The sharp increase in slope with decrease in channel length can be observed easily. It is 
a drawback of device scaling. Further it is clear that at a thinner channel the subthreshold slope 
decreases. Hence it can be said that a proportional scaling in channel thickness can control the 
drastic increase in slope during scaling the device.  
 
 
 
 
Figure 5.4: Subthreshold slope (SS  vs. Channel length    at         and           with 
      ,        ,         ,          ,           
      ,       
        ,           , and         .   
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CHAPTER 6 
CONCLUSION 
 
The surface potential, threshold voltage and subthreshold characteristic of short-channel 
FD Re-S/D UTB SOI MOSFETs have been modeled using Evanescent mode analysis. Modeling 
of substrate induced surface potential effects for the device was carried out and was included in 
the device model to improve the accuracy of device characteristics. It is found that at low 
channel doping back surface of the channel dominates the current flow while at higher channel 
doping front surface of the channel becomes dominant. Also it was found that the SISP effect is 
dominant in inversion region of the substrate while in accumulation region it can be neglected. 
The study of SCE with channel thickness, gate-oxide thickness and recessed-S/D depth were 
carried out to improve the device performance. The device modeling results were plotted with 
the ATLAS simulation up to 20nm channel length and model results were found to be in 
excellent agreement with ATLAS simulation. 
Based on the success of the model for Re-S/D SOI MOSFET, its performance up to 10nm 
and below can be tested using quantum confinement simulation in ATLAS also the performance 
optimization can be carried out to discover the future scope of the device.  
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